



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/736,924	12/15/2003	Yasuhiro Ikarashi	9281-4673	5834

7590 07/05/2006

Brinks Hofer Gilson & Lione  
P.O. Box 10395  
Chicago, IL 60610

EXAMINER

SHINGLETON, MICHAEL B

ART UNIT PAPER NUMBER

2817

DATE MAILED: 07/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/736,924

Applicant(s)

IKARASHI, YASUHIRO

Examiner

Michael B. Shingleton

Art Unit

2817

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 13 April 2006.  
2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.  
3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1,5-21,23-26 and 28-46 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.  
6) ☒ Claim(s) 1, 5-21, 23-26 and 28-46 is/are rejected.  
7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.  
8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.  
10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)  
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 12-15-2003

- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_  
5) ☐ Notice of Informal Patent Application (PTO-152)  
6) ☐ Other: \_\_\_\_\_

*Michael B. Shingleton*  
**MICHAEL B SHINGLETON**  
**PRIMARY EXAMINER**  
**ART UNIT 2817**

*Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 5-12, 14, 20, 26 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsieh 6,737,927 (Hsieh) in view of Segawa et al. 6,342,818 (Segawa), Park "A low-noise, 900-MHz VCO in 0.6 Um CMOS" (Park), Kobayashi et al. 5,311,402 (Kobayashi) and Kertis et al. 6,650,194 (Kertis).

Figure 1(a) and the relevant text of Hsieh discloses a signal generator and associated method of generating a signal. The invention of Hsieh includes a voltage controlled oscillation circuit means (vco) 14 that generates a voltage controlled signal output, a control input terminal means  $V_{ctrl}$  for inputting an control voltage for determining a frequency of an oscillation signal at the output of the voltage controlled oscillator and a frequency divider circuit means 16 for frequency-dividing an oscillation signal output from the voltage controlled oscillation circuit. Figure 1(a) and the relevant text of Hsieh also discloses a frequency divided signal output terminal means CLK0 for outputting a frequency divided signal output from the frequency divider circuit and a buffer amplifier 15 which couples the oscillation signal output of the voltage controlled oscillator circuit to an input of the frequency divider circuit wherein the buffer amplifier 15 has a balanced input and an unbalanced output and thus converts the balanced oscillation signal to an unbalanced output oscillation signal. Note that the loop filter would form part of the "first control means" as recited by claims like claim 21.

Hsieh is silent on calling the signal generated at the output of the frequency divider a "wide frequency range", however, since no specific definition of "wide frequency range" appears in the original disclosure, Hsieh is seen as meeting the limitation. This is just giving the broadest reasonable interpretation to the claims (See MPEP 2111). However, it would have been obvious to one having ordinary skill in the art at the time the invention was made to select the component values such that a "wide frequency range" is obtained, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105, USPQ 233.

Hsich recites that the frequency division ratio is a divide by “two” circuit. Note that “two” is a whole number and as such Hsich is seen as meeting the limitations of claims like claim 14. Hsich is silent on calling this “controlling a frequency division ratio”, but there must be some circuitry within the frequency divider 16 of Hsich that controls the frequency division ratio to “two” and as such Hsich is seen as meeting the limitations of claims like claim 26. Hsich is also silent on selecting the frequency division ratio to be such that the frequency divided signal output has a frequency that is equal to or lower than the frequency of the oscillation signal. Adjustable frequency dividers are conventionally known in the art. Also selecting the division ratio is a result effective variable that controls the output frequency of the frequency divider. It would have been obvious to one having ordinary skill in the art at the time the invention was made to make the frequency divider 16 adjustable so as to allow for output frequencies of different values including output frequencies that is equal or lower than the frequency of the oscillation signal, since it has been held that the provision of adjustability, where needed, involves only routine skill in the art. In re Stevens, 101 USPQ 284 (CCPA 1954). Furthermore, the selection of the amount of frequency division is seen as part of the workable or optimum range for Hsich as this selection is merely the selection of a result effective variable. Thus it would have been obvious to one having ordinary skill in the art at the time the invention was made to select the frequency division ratio to be such that a output frequency of equal to or lower than the frequency of the oscillation signal is obtained, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105, USPQ 233.

Hsich is silent on the integration of at least the vco and the frequency divider. It is well known to integrate the vco and the frequency divider into a single integrated circuit (ic). Note column 17 around line 55 of Segawa. The well-known advantage to forming an ic is that it forms a more compact, and typically more reliable structure as compared to a circuit formed from just discrete components.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to have formed at least the vco and the frequency divider of Hsich as an ic so as to make for a more compact and more reliable structure over that of a circuit formed of discrete components as taught by Segawa.

Hsich is silent on whether the loop filter that provide the control voltage to the vco is external or internal. However, it is common knowledge in the art that forming the filter element outside, i.e. external the integrated circuit or inside, i.e. internal the integrated circuit that includes a vco and a frequency divider are art recognized equivalent structures. See column 17 around line 60 of Segawa. Therefore, because these two filter means were art-recognized equivalents at the time the invention was made, one of

ordinary skill in the art would have found it obvious to substitute an external filter for an internal filter and a internal filter for a external filter in a vco based circuit such as that of Hsieh. Thus when the external filter is utilized in Hsieh this provides an external control voltage to the vco of Hsieh.

With respect to claims like claim 6, Hsieh is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that has the frequency control controlled by a FET functioning as a voltage controlled variable capacitor (See Figure 4 and column 1 around line 46 of Kertis). Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Hsieh with one at employs a FET functioning as a voltage controlled variable capacitor because as the Hsieh reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that has a FET functioning as a voltage controlled variable capacitor used to control the frequency of the vco as taught by Kertis.

With respect to claims like claim 7, Hsieh is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that is formed utilizing CMOS technology (See the entire document of Park). Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Hsieh with one that is formed utilizing CMOS technology because as the Hsieh reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that is formed utilizing CMOS technology as taught by Park.

With respect to claims like claim 11, Hsieh is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor (See Figure 4 and column 1 around line 46 of Kertis.). Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Hsieh with one that that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor wherein the frequency of oscillation of the vco is controlled by the external voltage applied to the varactor diode as the Hsieh reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor wherein the frequency of oscillation of the vco is controlled by the external voltage applied to the varactor diode.

With respect to claims like claim 10, the combination made obvious above is silent on placing the ic on a circuit board with the control voltage terminal and the frequency division signal output terminals

are provided on the end faces or on the underside of the circuit board. It is well-known to place ic's on circuit boards and provide the contacts on the underside of the circuit board so as to provide for a package that allows the mounting of the ic and the connection of the ic to other circuits. Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to mount the ic made obvious above on a circuit board with underside contacts so as to allow for the ic to be mounted and connected with other circuits in a device or system as is conventionally known in the art to do so.

Claims 13, 15, 21, 24, 25 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsieh 6,737,927 (Hsieh) in view of Segawa et al. 6,342,818 (Segawa) as applied to claims 1, 5-12,14, 20, 26, 28 above, and further in view of Berquist et al. 6,542,044 (Berquist).

Hsieh are both silent on the use of controlling the frequency divider 16 of Hsieh by an externally applied switching signal. Hsieh is also silent on the construction of the frequency divider 16. Hsieh is also silent on controlling a frequency division ratio of the frequency divider by a "second control means".

Berquist discloses that a frequency divider can be composed of elements 155 and 158 to divide the frequency at the output of the vco (See the paragraph bridging columns 4 and 5). This frequency divider works on an externally applied switching signal 263. Note that digital signal is considered a switching signal because of the "zero" and "one" values of the signal, i.e. it is "on" or "off". This allows for the value of the frequency divider to be changed and controlled in a fractional manner that allows for finer frequency control (See column 4, around line 54).

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the frequency divider 16 of Hsieh in the combination made obvious above with a frequency divider such as Berquist so as to allow for the adjustment of the frequency division ratio and to allow for fine adjustment of the frequency division ratio as taught by Berquist. Additionally, it would have been obvious to one of ordinary skill in the art at the time the invention was made to replace the frequency divider 16 of Hsieh with that of Berquist because as the Hsieh reference is silent on the exact structure of the frequency divider one of ordinary skill in the art would have been motivated to use any art-recognized equivalent frequency divider including one that allows for fractional and external control as the one taught by Berquist.

Claims 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsieh 6,737,927 (Hsieh) in view of Segawa et al. 6,342,818 (Segawa) and in further view of Berquist et al. 6,542,044 (Berquist) as applied to claims 1, 5-15, 20, 21, 24-26, 28 and 29 above, and further in view of Vandegraaf 4,347,484 (Vandegraaf) of record.

The combination made obvious above utilizes single frequency divider arrangement 16 in Hsieh and 155 and 158 in Berquist. However, as disclosed by Vandegraaf an art recognized equivalent frequency divider is a frequency divider that is composed of a plurality of frequency dividers connected in series or cascade. Note Figure 10 of Vandegraaf. Therefore, because these two frequency divider arrangements means were art-recognized equivalents at the time the invention was made, one of ordinary skill in the art would have found it obvious to substitute a frequency divider arrangement composed of a plurality of series connected frequency dividers for the frequency divider of the invention made obvious above. The selection of any of these known equivalents to provide a frequency division function would be within the level of ordinary skill in the art.

Claims 16-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsieh 6,737,927 (Hsieh) in view of Segawa et al. 6,342,818 (Segawa) as applied to claims 1, 5-12, 14, 20, 26 and 28 above, and further in view of Vandegraaf 4,347,484 (Vandegraaf) of record.

Hsieh and Segawa shows the use of a single frequency divider circuit 16 in Hsieh. However, as disclosed by Vandegraaf an art recognized equivalent frequency divider is a frequency divider that is composed of a plurality of frequency dividers connected in series or cascade. Note Figure 10 of Vandegraaf. Therefore, because these two frequency divider arrangements means were art-recognized equivalents at the time the invention was made, one of ordinary skill in the art would have found it obvious to substitute a frequency divider arrangement composed of a plurality of series connected frequency dividers for the frequency divider of the invention made obvious above. The selection of any of these known equivalents to provide a frequency division function would be within the level of ordinary skill in the art.

Claims 30-34, 36-41 and 46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Berquist et al. 6,542,044 (Berquist) in view of Van Amesfoort 5,712,596 (Van Amesfoort) and Segawa et al. 6,342,818 (Segawa).

Figure 2 and the relevant text of Berquist discloses a signal generator having a voltage controlled oscillation circuit (vco) 154, a control voltage input terminal formed by the input terminal of the vco, a frequency divider 155, 158 that is for frequency dividing the output of the vco signal and a buffer amplifier 156 that is formed between the vco 154 and the frequency divider 155, 158. The buffer amplifier of Berquist clearly couples the oscillation signal output of the vco to the input of the frequency divider circuit as is clearly illustrated by Berquist. The output terminal of the frequency divider is a terminal although it is an internal terminal. Note that this is giving the broadest reasonable interpretation to the claims (See MPEP 2111). Also note that the frequency divider of Berquist is a fractional divider

(See column 4, around line 52). Also note that an adjustable fraction divider like that of Berquist provides for whole numbers (Note claim 40). Also note that the claims do not limit the frequency divider to be limited only to whole numbers.

Berquist is silent on the structure of the buffer amplifier 156.

One common art recognized equivalent form of buffer that is formed on the output of a vco is a common emitter amplifier buffer (Note "BUF" in Van Amesfoort).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the buffer 156 of Berquist with a common emitter amplifier buffer because as the Berquist reference is silent on the exact structure of the buffer amplifier structure one of ordinary skill in the art would have been motivated to use any art-recognized equivalent buffer amplifier structure including a common emitter buffer amplifier structure such as the one taught by Van Amesfoort.

Berquist is silent on the loop integrator being an external structure thereby providing an external signal to the input of the vco. However, it is common knowledge in the art that forming the filter element outside, i.e. external the integrated circuit or inside, i.e. internal the integrated circuit that includes a vco and a frequency divider are art recognized equivalent structures. See column 17 around line 60 of Segawa. Therefore, because these two filter means were art-recognized equivalents at the time the invention was made, one of ordinary skill in the art would have found it obvious to substitute an external filter for an internal filter and a internal filter for a external filter in a vco based circuit such as that of Hsich. Thus when the external filter is utilized in Hsich this provides an external control voltage to the vco of Hsich.

With respect to claims like claim 32, Berquist is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that has the frequency control controlled by a FET functioning as a voltage controlled variable capacitor. Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Berquist with one at employs a FET functioning as a voltage controlled variable capacitor because as the Berquist reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that has a FET functioning as a voltage controlled variable capacitor used to control the frequency of the vco.

With respect to claims like claim 32, Berquist is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that is formed utilizing CMOS technology. Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Berquist with one that is formed utilizing CMOS technology because as

the Berquist reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that is formed utilizing CMOS technology.

With respect to claims like claims 37 and 38, Hsieh is silent on the construction of the vco. However, one conventional art recognized equivalent form of vco is one that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor. Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have replaced the vco of Hsieh with one that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor wherein the frequency of oscillation of the vco is controlled by the external voltage applied to the varactor diode as the Hsieh reference is silent on the exact structure of the vco one of ordinary skill in the art would have been motivated to use any art-recognized equivalent vco including one that includes a varactor diode in a resonant circuit coupled to a base of an oscillating transistor wherein the frequency of oscillation of the vco is controlled by the external voltage applied to the varactor diode.

With respect to claims like claim 36, the combination made obvious above is silent on placing the ic on a circuit board with the control voltage terminal and the frequency division signal output terminals are provided on the end faces or on the underside of the circuit board. It is well-known to place ic's on circuit boards and provide the contacts on the underside of the circuit board so as to provide for a package that allows the mounting of the ic and the connection of the ic to other circuits. Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to mount the ic made obvious above on a circuit board with underside contacts so as to allow for the ic to be mounted and connected with other circuits in a device or system as is conventionally known in the art to do so.

Claims 42-45 are rejected under 35 U.S.C. 103(a) as being unpatentable over Berquist et al. 6,542,044 (Berquist) in view of Van Amesfoort 5,712,596 (Van Amesfoort) and Segawa et al. 6,342,818 (Segawa) as applied to claims 30-33, 36-41 and 46 above, and further in view of Vandegraaf 4,347,484 (Vandegraaf) of record.

Berquist shows the use of a single frequency divider circuit 155 and 158. However, as disclosed by Vandegraaf an art recognized equivalent frequency divider is a frequency divider that is composed of a plurality of frequency dividers connected in series or cascade. Note Figure 10 of Vandegraaf. Therefore, because these two frequency divider arrangements means were art-recognized equivalents at the time the invention was made, one of ordinary skill in the art would have found it obvious to substitute a frequency divider arrangement composed of a plurality of series connected frequency dividers for the frequency divider of the invention made obvious above. The selection of any of these known equivalents to provide

Art Unit: 2817

a frequency division function would be within the level of ordinary skill in the art. Note that the use of a Digital to analog converter would be required to provide the control signal to the plurality of frequency dividers in the combination made obvious above but this necessary coupling means would be well within the skill of one of ordinary skill in the art.

Claims 35 is rejected under 35 U.S.C. 103(a) as being unpatentable over Berquist et al. 6,542,044 (Berquist) in view of Van Amesfoort 5,712,596 (Van Amesfoort) and Segawa et al. 6,342,818 (Segawa) as applied to claims 30-33, 36-41 and 46 above, and further in view of Hsieh 6,737,927 (Hsieh).

The combination made obvious above and in particular Berquist is silent on the construction of the vco 154 and the buffer 156. In particular Berquist is silent on the vco having a balanced output and the buffer converting the balanced output to a unbalanced output.

Hsieh in Figure 1(a) discloses that the one art recognized equivalent form of vco and buffer arrangement for a phase locked loop is that of a vco that outputs a balanced signal and a buffer that converts the balanced signal to a unbalanced signal. Therefore, because these two vco with buffer means were art-recognized equivalents at the time the invention was made, one of ordinary skill in the art would have found it obvious to substitute a vco that outputs a balanced signal with a buffer that then converts the balanced signal to a single ended signal for the vco and buffer of Berquist. The selection of any of these known equivalents to provide a variable frequency signal would be within the level of ordinary skill in the art.

### *Response to Arguments*

Applicant's arguments filed April 12, 2006 have been fully considered but they are not persuasive. In the second full paragraph of Applicant's remarks after "Summary", Applicant believes that a prima facie case of obvious has not been made. The examiner respectfully disagrees. Applicant also refers to there only being a reference to "some but not all of the claims". The examiner has carefully reviewed all the rejections and has found that each claim is covered by at least one rejection. The specific mentioning of the claim numbers in the text of a rejection is not a requirement of a prima facie case of obviousness. What is required is that the prior art cover the limitations of the claims. The examiner contends that the limitations of the claims are covered by the prior art.

Applicant refers to the economic cost of prosecuting an application and the previous indication of the allowability of claims 3, 4, 22, 27 and 28 in the previous office action.

The examiner cannot be allowed to be forced into allowing claims based on the economic costs of prosecuting an application when prior art is discovered that rejects claims. The examiner's position is

Art Unit: 2817

merely the question of whether the claims are allowable over the prior art. If newly discovered prior art can be used to reject previously indicted allowable claims then this newly must be applied.

Applicant thinks that the Hsieh reference “may not be enabled” because Figure 1(a) of Hsieh is described in the “background section of the reference”. The examiner most certainly is of the belief that the invention described in the background section is enabled. Note that the background section recites structures that are previously known and known to function.

Applicant recites that the frequency divider of Hsieh must be a fixed divide-by-two circuit and cites the paragraph bridging columns 1 and 2 of Hsieh. The examiner has reviewed this passage and has found that the use of a divide-by-two circuit is merely one example of what can be used in Hsieh. Other duty cycles can be used and accordingly Hsieh is not limited to only use of a divide-by-two. Hsieh does recite that these other embodiments maybe less desirable but never-the-less these embodiments are possible. Applicant argues that the device of Hsieh with other frequency dividers would be “inoperative for its intended purpose”. The examiner is not clear on what applicant means by this for the device made would be operative but may not be optimum as recognized by Hsieh. The examiner is also unclear how this is a showing of non-obviousness for Hsieh teaches that other embodiments are possible and it is what the combined teaching of the references show that is of prime importance.

The examiner has not characterized the primary reference as being inoperative as alleged by applicant.

Applicant states that a “fixed connection between devices integral to a circuit is not an input terminal for an external voltage”. The examiner must give the broadest reasonable interpretation to the claims consistent with the specification and the examiner must give the plain meaning to the terms where these terms are not specifically defined in the specification. A terminal can be any point of electrical connection. Most certainly a line between elements is contacted by the elements and thus this line is a terminal. A node is a terminal. Unless applicant is going to define terminal differently the examiner must give the broadest reasonable interpretation to the term. An external voltage can be anything that is not produced by that element. Thus a voltage that is produced by one element is an external voltage to that of another element. This is giving the claims the broadest reasonable interpretation. Applicant is not specific on what structure this statement is to represent and thus the above remarks are made in light of the breath of the statement made by applicant. Other arguments made by applicant concerning internal/external terminals and voltages where specifically addressed by the Segawa reference. A filter takes up a lot of integrated circuit (IC) space and is typically not formed as part of the IC. This is one example of what is sometimes called an external structure. Furthermore, claim 30 does not appear to recite the internal terminal as suggested by applicant. What is internal and what is external is more of a point of view, like is the voltage external the element or produced therein or is the voltage considered to be produced by the combination of elements and thus is internal to these elements, and furthermore whether an “internal” voltage is used or an “external” voltage is used is more of an intended use than an actual structural difference. Claims drawn to structure must be distinguished by structure See MPEP 2114. These terms “internal” and “external” are merely very broad terms and not as narrow as applicant is apparently of the belief. If applicant believes that the terms “internal” and “external” are “unarguable”, applicant most certainly has not specifically pointed out exactly how applicant is defining these terms.

The examiner has utilized the proper interpretation of 35 USC 112 sixth paragraph. The interpretation of the means is limited to that shown and described and equivalents. The examiner explained how the means was interpreted in the previous and present office action contrary to applicant's

Art Unit: 2817

beliefs. If applicant believes that a specific means is not met by the prior art, then applicant should have indicated specifically what structure is not encompassed by the prior art so that a proper response to applicant can be made.


Applicant asks that the examiner provide references to back up the "Official Notice". The various VCO structures were and are still seen as not presenting patentability distinct species. However, the examiner will show that these structures are conventional structures known in the art. Applicant should note that there are many more references that exists which shows the conventional nature of VCOs formed by CMOS technology, the use of VCOs with varactor diodes and the use of IC's that are formed in a printed circuit board with the contacts formed on the underside of the circuit board.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael B. Shingleton whose telephone number is (571) 272-1770.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal, can be reached on (571)272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306 and after July 15, 2005 the fax number will be 571-273-8300. Note that old fax number (703-872-9306) will be service until September 15, 2005.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MBS  
01-01-2006  
June 12, 2006

  
Michael B Shingleton  
Primary Examiner  
Group Art Unit 2817